View C8051F120_194388.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

C8051F120
ANALOG PERIPHERALS
-
128K Flash, 8.25K RAM, 12-bit ADC, 100-Pin MCU
ADVANCED INFORMATION
-
VDD VDD VDD DGND DGND DGND AV+ AV+ AGND AGND TCK TMS TDI TDO /RST
12-bit ADC 1LSB INL; No Missing Codes Programmable Throughput up to 100ksps Eight External Inputs; Programmable as Single-Ended or Differential Programmable Amplifier Gain: 16, 8, 4, 2, 1, 0.5 Data Dependent Windowed Interrupt Generator Built-in Temperature Sensor ( 3C) 8-bit ADC 1LSB INL; No Missing Codes Programmable Throughput up to 500ksps Eight External Inputs Programmable Amplifier Gain: 4, 2, 1, 0.5 Two 12-bit DACs Can Synchronize Outputs to Timers for Jitter-Free Waveform Generation Two Comparators Internal Voltage Reference VDD Monitor/Brown-out Detector On-Chip Debug Circuitry Facilitates Full Speed, Non-Intrusive InSystem Debug (No Emulator Required!) Provides Breakpoints, Single Stepping, Watchpoints, Stack Monitor Inspect/Modify Memory and Registers Superior Performance to Emulation Systems Using ICE-Chips, Target Pods, and Sockets IEEE1149.1 Compliant Boundary Scan Low Cost, Complete Development Kit
HIGH SPEED 8051 C CORE
-
Pipelined Instruction Architecture; Executes 70% of Instructions in 1 or 2 System Clocks Up to 100MIPS Throughput with 100MHz System Clock Expanded Interrupt Handler 8448 Bytes Internal Data RAM (256 + 8k) 128k Bytes FLASH; In-System Programmable in 512-Byte Sectors External Parallel Data Memory Interface 64 Port I/O (All are 5V Tolerant with High Sink Current) Hardware SMBusTM (I2CTM Compatible), SPITM, and Two UART Serial Ports Available Concurrently Programmable 16-bit Counter/Timer Array with Six Capture/Compare Modules Five General Purpose 16-bit Counter/Timers Dedicated Watch-Dog Timer; Bi-directional Reset Real-Time Clock Mode using Timer 3 or PCA Internal Oscillator: 24.5Mhz, 2% Accuracy Supports UART Operation On-Chip Programmable PLL: up to 100MHz External Oscillator: Crystal, RC, C, or Clock Typical Operating Current: 50mA @ 100MHz Typical Stop Mode Current: <0.1uA
MEMORY
DIGITAL PERIPHERALS
ON-CHIP JTAG DEBUG & BOUNDRY SCAN
CLOCK SOURCES
SUPPLY VOLTAGE ......................... 2.7V to 3.6V 100-Pin TQFP Temperature Range: -40C to +85C
Digital Power
Analog Power
JTAG Logic
Boundary Scan Debug HW
Reset
8 0 5 1 C o r e
UART0
SFR Bus
UART1 SMBus
P0 Drv
P0.0 P0.7
256 Byte Instruction Cache
SPI Bus PCA Timers 0, 1, 2, 4 Timer 3/ RTC P0, P1, P2, P3 Latches
MONEN
VDD Monitor External Oscillator Circuit Internal Oscillator
WDT
128kbyte FLASH 256 byte RAM 8kbyte XRAM External Data Memory Bus
C R O S S B A R
P1 Drv
P1.0/AIN1.0 P1.7/AIN1.7
P2 Drv
P2.0 P2.7
P3 Drv
P3.0 P3.7
XTAL1 XTAL2
System Clock
VREF1
xN PLL
VREF DAC1 (12-Bit) DAC0 (12-Bit)
ADC 500ksps (8-Bit)
Prog Gain
A M U X
8:1
VREF VREFD DAC1
P4.0
Bus Control
DAC0 VREF0 AIN0.0 AIN0.1 AIN0.2 AIN0.3 AIN0.4 AIN0.5 AIN0.6 AIN0.7 CP0+ CP0CP1+ CP1-
C T L
P4 Latch
P4 DRV
P4.4 P4.5/ALE P4.6/RD P4.7/WR P5.0/A0 P5.7/A7 P6.0/A8 P6.7/A15
A M U X
Prog Gain
ADC 100ksps (12-Bit)
Address Bus
A d d r D a t a
P5 Latch P6 Latch
P5 DRV P6 DRV
TEMP SENSOR
Data Bus
P7 Latch
CP0 CP1
P7 DRV
P7.0/D0 P7.7/D7
4.12.2002
C8051F120
128K Flash, 8.25K RAM, 12-bit ADC, 100-Pin MCU
ADVANCED INFORMATION
SELECTED ELECTRICAL SPECIFICATIONS TA = -40C to +85C unless otherwise specified. PARAMETER CONDITIONS MIN TYP GLOBAL CHARACTERISTICS Supply Voltage 2.7 Supply Current (CPU active) Clock=100MHz 50 Clock=1MHz 1 Clock=32kHz 25 Supply Current (shutdown) Oscillator off; VDD Monitor Enabled 10 Oscillator off; VDD Monitor Disabled <0.1 Clock Frequency Range DC INTERNAL CLOCKS Oscillator Frequency 24.0 24.5 PLL Frequency 96 98 A/D CONVERTER Resolution 12 Integral Nonlinearity Differential Nonlinearity Guaranteed Monotonic Signal-to-Noise Plus Distortion 66 69 Throughput Rate D/A CONVERTERS Resolution 12 Differential Nonlinearity Guaranteed Monotonic Output Settling Time 10 COMPARATORS Supply Current (each Comparator) 1.5 Response Time (CP+) - (CP-) = 100mV 4.0
MAX 3.6
UNITS V mA mA A A A MHz MHz MHz bits LSB LSB dB ksps bits LSB S A S
100 25.0 100
1 1 100
1
PACKAGE INFORMATION
D D1
C8051F120DK DEVELOPMENT KIT
MIN NOM MAX (mm) (mm) (mm) A 1.20 0.15
A1 0.05
A2 0.95 1.00 1.05 b D
E1 E
0.17 0.22 0.27 16.00 14.00 0.50 16.00 14.00 -
D1 e E E1
100 PIN 1 DESIGNATOR
1 e A b A1
A2
SMBus is a trademark of Intel Corp.; I2C is a trademark of Philips Semiconductors, Inc.; SPI is a trademark of Motorola, Inc.

▲Up To Search▲

Price & Availability of C8051F120

	To Download C8051F120 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .